RFQ/BOM 0 Se connecter / Registre

Sélectionnez votre emplacement

image de l'utilisateur

The noise problem of MAX660ESA chip.

Hardware design
juillet 02, 2020 by Pamela 504

In the actual application circuit, this chip will produce obvious noise. The capacitance can be reduced by adjusting the capacitance between CAP+ and CAP-, but the voltage will also change with the capacitance. Q: Is there any suitable way to eliminate the noise.

Tous les commentaires

user image

Marquis Posté sur July 2, 2020

You can try a resistor in parallel.

0
user image

Ciaran Posté sur July 2, 2020

Sensitive to power supply ripple, no solution for common solutions, increase the power supply voltage to 5.5V, and then add low dropout LDO to output 5V.

0
user image

Gillian Posté sur July 2, 2020

Try to improve the resistance of 2 feet and 4 feet with the ground.

0

Écrivez une réponse

Vous devez vous connecter pour répondre. Se connecter | Registre